MP

Mayank Patel

Mayank Patel is a Design Engineer at Matrix Comsec since May 2022. Prior to this role, Mayank served as a Faculty Lecturer at The Maharaja Sayajirao University of Baroda from August 2018 to May 2022 and at Gujarat Technological University, Ahmedabad from August 2016 to September 2018, as well as returning to The Maharaja Sayajirao University of Baroda from July 2012 to September 2014. Mayank holds a Master of Technology in CAD/CADD Drafting and Design Technology from Gujarat Technological University, completed between September 2014 and June 2016, and a Bachelor of Engineering in Mechanical Engineering from Veer Narmad South Gujarat University, earned from July 2007 to June 2011.

Links


Org chart

Sign up to view 0 direct reports

Get started